![](https://tmssales.com/wp-content/uploads/2024/07/Debug_DP2_PHY_Logic__On_demand_USB_Type_C_Webinar_Part_7_Image_-1024x576.png)
Date: Wednesday, September 11
Time: 11AM Pacific | 2PM Eastern
Duration: 60 minutes
How to Debug DisplayPort 2.0 PHY-logic and Sideband Link Layers
This webinar tackles common issues that arise when connecting USB-C devices and ensures they work together smoothly (compliance and interoperability). We’ll show you practical debugging techniques to fix electrical problems and make sure your devices meet all VESA specifications.
Topics to be covered in this webinar:
- What happens when you attach the USB-C cable?
- Probing at compliance test points (TP2, TP3)
- Debugging Power Delivery (USB-PD) and Alt-Mode Issues
- Debugging main link and AUX linkup issues
Who should attend? System Engineers, Firmware Engineers, and USB IC Field Support Engineers.
What attendees will learn: Practical methods for uncovering compliance and interoperability issues using an oscilloscope.
Presenters: Mike Engbretson, Teledyne LeCroy Product Marketing Manager
Can’t attend live? Register anyway and you will receive an email with the recording and slides after the live event.