02.21.2023 Webinar: High-Performance Digitizer Basics Part 3

Teledyne Logo

High-Performance Digitizer Basics Webinar
Part 3 – How to Use a High-Performance Digitizer?

Join Teledyne SP Devices for part 3 in a three-part introductory webinar series on high-performance digitizers.

Topics covered in this Part 3 of the webinar series:

  • Interfacing to external systems
  • Real-time digital signal processing
  • Systems with few or many channels
  • Software development and support tools

Date: Tuesday, February 21, 2023
Time: 10 AM Central European Time (CET)
Duration: 35 minutes

 

REGISTER

 

Unable to Attend? Register anyway to access the webinar on-demand after the event.

Presenter:  Thomas Elter, Senior Field Applications Engineer

Click here  to watch Part 1 “What is a High-Performance Digitizer?”
Click here  to watch Part 2 “How to Select a High-Performance Digitizer”

On-Demand Webinars and Previous Newsletters Online

Fourth-Generation Digitizers with Easy-To-Use API The Five Pillars of Data Acquisition Efficient Firmware Development with HLS
We explain the design principles and operation of our fourth-generation digitizers with a focus on the application programming interface (API).

 

Learn more >

Join Teledyne SP Device’s webinar about data acquisition fundamentals such as analog front-end (AFE), triggering, clocking, signal processing, and the use of general-purpose input/output (GPIO)

Learn more >

High-level synthesis (HLS) allows developers to create FPGA firmware using commonly used languages such as C or C++

Learn more >